Part Number Hot Search : 
R5505 B70NF BD4932G 256EI 15SMC56A 825LYK P6KE15 74HC0
Product Description
Full Text Search
 

To Download GL646USB Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  genescan tm ii GL646USB three-in-one scanner controller for usb and 1394 speciafication 1.3 genesys logic, inc. 10f, no.11, ln.3, tsao ti wei, shenkeng, taipei, taiwan tel: +886-2-2664-6655 fax: +886-2-2664-5757 http://www.genesyslogic.com/
revision 1.3 mar.22 2001 -1- GL646USB index 1. general description ........................................................................2 2. features....................................................................................................2 3. system block diagram....................................................................4 3.1 usb 1.1 system block diagram ................................................................................................... 4 3.2 usb 2.0 system block diagram ................................................................................................... 4 3.3 ieee 1394 system block diagram................................................................................................ 4 4. function block diagram ...............................................................5 5. hardware description....................................................................6 5.1 pins assignment & mode definition:............................................................................................ 6 5.2 pin descriptions :............................................................................................................. .............. 8 5.3 electrical characteristics: .................................................................................................... ........ 11 6. application description ..............................................................................12 7. command set description ...........................................................21
revision 1.3 mar.22 2001 -2- GL646USB 1. general description genesys logic's single-chip genescan tm ii, GL646USB, is a high speed, high performance, low cost and rich scalability controller for scanner. it successfully integrates afe (16 bits analog front end), featured scanner function asic and usb 1.1 interface controller into one single-chip. with it?s high performance design architecture, genescan tm ii is not only ready for supporting cis or ccd image sensors (600dpi or 1200dpi resolution) which is used in flatbed or transparency scanners, but also can co-work with uni-polar or bi-polar stepping motors. advanced features of genescan tm ii includes loseless image data compression, dual motor acceleration/ deceleration curve table for high speed motor moving, industrial standard auto suspend mode and bus-power supporting. except the build-in usb 1.1 interface, the capability of cooperating with usb 2.0 and ieee 1394 interface controller also expand the scalability of genescan tm ii to fit customer's further requirement of supporting high speed interface standards. 2. features design for sheetfed, flatbed and transparency scanner. programmable 600,1200 or 2400 dpi color ccd or cis timing support fast scan for low dpi such as pre-view support three scanning type :pixel by pixel(pixel rate), line by line(line rate) and rgb line by turns(line rate) programmable dummy lines to resolve start/stop (discontinuous) problem. 48-bits true color ( 16-bits gray level ) scan support color , fine gray , fast gray and fast b/w scan for ccd support color , gray , true gray and b/w scan for cis built-in 16 bits front end 16 bits white shading , dark shading and 12/14 bits gamma correction programming threshold level for b/w exposure time is adjustable (max.524ms , 1 pixel time increment step) scan width(scan area) control for horizontal line( 1 pixel increment step) built-in usb(1.1) , external usb(2.0) and external ieee1394 interface support 4m bits x 1 or x2 (256k x 16) edo dram support digital average for dpi (non-deletion type) support hardware deletion type for dpi (2400 to 1 dpi ,1 dpi decrement) acceleration/ deceleration double table for high speed motor moving stepping motor phase control ports for bi-polar or uni-polar motor full, half and quarter steps for motor control build-in uni-polar phase pwm control watch-dog protection circuit for motor, lamp and asic system 2 output ports for lamp (include flatbed and transparency with pwm) control input port for home sensor 9 gpio ports lamp timeout (sleeping) control
revision 1.3 mar.22 2001 -3- GL646USB support 8/16 bits image data type. build-in lossless 8 bits image data compression. output motor trigger signal under scanning for adf power on check status dma image read. dma dram data read/write
revision 1.3 mar.22 2001 -4- GL646USB 3. system block diagram 3.1 usb 1.1 system block diagram three-in-one scanner controller (GL646USB) host 12mhz motor driver io device ccd/cis dram 3.2 usb 2.0 system block diagram three-in-one scanner controller (GL646USB) 12mhz motor driver io device ccd/cis dram usb 2.0 controller 24~48mhz 3.3 ieee 1394 system block diagram three-in-one scanner controller (GL646USB) 12mhz motor driver io device ccd/cis dram ieee 1394 controller 25mhz phy host note: 1.the pins assignment and package of gl646 usb is the same as gl643usb. 2.the connection of GL646USB is the same as gl643usb. 3.gl643usb is 14 bits solution; GL646USB is 16 bits solution.
revision 1.3 mar.22 2001 -5- GL646USB 4. function block diagram 12mhz i/o usb 2.0 controller mpu ieee 1394 controller pll watch dog clk- gen motor moving table white shading process dark shading process a/d data latch front-end (16 bits) ccd/cis control motor control dpi control gamma correction average black & white data compressi on data packing data interface gpio controller mpu interface dma interface usb 1.1 controller register & status read epp circuit fast scan / normal scan control shading ram (256*16) ccd/cis motor host host host
revision 1.3 mar.22 2001 -6- GL646USB 5. hardware description 5.1 pins assignment & mode definition: mode 1 sc+ afe+ usb1.1 mode 2 sc+ usb1.1 mode 3 sc+ afe (for 1394) mode 4 sc+ afe (for usb2.0) mode 5 sc+ afe+ usb1.1 (test pll & debug) mode 6 test sc mode 7 test usb1.1 mode 8 test afe asic i/o cell no. tstmod=0 tstsel0=0 tstsel1=0 mpusel=0 i / o tstmod=0 tstsel0=1 tstsel1=0 mpusel=0 i / o tstmod=0 tstsel0=0 tstsel1=1 mpusel=1 i / o tstmod=0 tstsel0=0 tstsel1=1 mpusel=0 i / o tstmod=0 tstsel0=1 tstsel1=1 mpusel=0 i / o tstmod=1 tstsel0=0 tstsel1=0 i / o tstmod=1 tstsel0=1 tstsel1=0 i / o tstmod=1 tstsel0=0 tstsel1=1 i / o 1 i i hslctin i hslctin i astrbo_ o hslctin i astrbo_ o i bd4rtu 2 i i hi_init i hi_init i miarstb o hi_init i i i bd4rtu 3 i i hafxtin i hafxtin i dstrbo_ o hafxtin i dstrbo_ o i bd4rtu 4 i i hstbin i hstbin i wro_ o hstbin i wro_ o i bd4rtu 5 i i h_busy o h_busy o waiti_ o h_busy o waiti_ i i bd4rtu 6 i i h_ack o h_ack o pllout o h_ack o i i bd4rtu 7 i i h_pe o h_pe o oscenb o h_pe o oscenb o i bd4rtu 8 dgnd p dgnd p dgnd p dgnd p dgnd p dgnd p dgnd p dgnd p 9 dvdd p dvdd p dvdd p dvdd p dvdd p dvdd p dvdd p dvdd p 10 cksel i cksel i h_err i h_err o cksel i h_err i/o cksel i i bd4rtu 11 i i hd0 i/o hd0 i/o iodat0 o hd0 i/o eppd0 i/o i bd4rt 12 i i hd1 i/o hd1 i/o iodat1 o hd1 i/o eppd1 i/o i bd4rt 13 i i hd2 i/o hd2 i/o iodat2 o hd2 i/o eppd2 i/o i bd4rt 14 i i hd3 i/o hd3 i/o iodi0 o hd3 i/o eppd3 i/o i bd4rt 15 i i hd4 i/o hd4 i/o iodi1 o hd4 i/o eppd4 i/o i bd4rt 16 i i hd5 i/o hd5 i/o iodi2 o hd5 i/o eppd5 i/o i bd4rt 17 i i hd6 i/o hd6 i/o pwrdn o hd6 i/o eppd6 i/o i bd4rt 18 i i hd7 i/o hd7 i/o wmsel o hd7 i/o eppd7 i/o i bd4rt 19 gpio5 i/o gpio5 i/o gpio5 i/o gpio5 i/o vpi o dmad0/gpio5 i/o gpio5 i/o i/o bd4rt 20 gpio6 i/o gpio6 i/o gpio6 i/o gpio6 i/o vmi o dmad1/gpio6 i/o gpio6 i/o i/o bd4rt 21 gpio7 i/o gpio7 i/o gpio7 i/o gpio7 i/o rxd o dmad2/gpio7 i/o gpio7 i/o i/o bd4rt 22 dgnd p dgnd p dgnd p dgnd p dgnd p dgnd p dgnd p dgnd p 23 dvdd p dvdd p dvdd p dvdd p dvdd p dvdd p dvdd p dvdd p 24 dgnd p dgnd p dgnd p dgnd p dgnd p dgnd p dgnd p dgnd p 25 gpio11 i/o gpio11 i/o gpio11 i/o gpio11 i/o tse0 o dmad6/gpio11 i/o i/o i/o bd4rt 26 gpio12 i/o gpio12 i/o gpio12 i/o gpio12 i/o rse0 o dmad7/gpio12 i/o i/o i/o bd4rt 27 dvdd p dvdd p dvdd p dvdd p dvdd p dvdd p dvdd p dvdd p 28 ix1 i ix1 i ix1 i ix1 i ix1 i ix1 i ix1 i ix1 i oscen2 29 iox2 i/o iox2 i/o iox2 i/o iox2 i/o iox2 i/o iox2 i/o iox2 i/o iox2 i/o oscen2 30 dgnd p dgnd p dgnd p dgnd p dgnd p dgnd p dgnd p dgnd p 31 extrst_ i extrst_ i extrst_ i extrst_ i extrst_ i extrst_ i extrst_ i extrst_ i bd4rtu 32 home i home i home i home i home i home i inti_ i i bd4rt 33 tstmod i tstmod i tstmod i tstmod i tstmod i tstmod i tstmod i tstmod i bd4rtd 34 mt_ph0 o mt_ph0 o mt_ph0 o mt_ph0 o mt_ph0 o mt_ph0 o o o bd4rt 35 mt_ph1 o mt_ph1 o mt_ph1 o mt_ph1 o mt_ph1 o mt_ph1 o o o bd4rt 36 mt_ph2 o mt_ph2 o mt_ph2 o mt_ph2 o mt_ph2 o mt_ph2 o o o bd4rt 37 mt_ph3 o mt_ph3 o mt_ph3 o mt_ph3 o mt_ph3 o mt_ph3 o o o bd4rt 38 mt_ph4 o mt_ph4 o mt_ph4 o mt_ph4 o mt_ph4 o mt_ph4 o o o bd4rt 39 mt_ph5 o mt_ph5 o mt_ph5 o mt_ph5 o mt_ph5 o mt_ph5 o o o bd4rt 40 dvdd p dvdd p dvdd p dvdd p dvdd p dvdd p dvdd p dvdd p 41 xpa_sw o xpa_sw o xpa_sw o xpa_sw o xpa_sw o xpa_sw o o o bd4rt 42 lamp_sw o lamp_sw o lamp_sw o lamp_sw o lamp_sw o lamp_sw o o o bd4rt 43 led_b o led_b o led_b o led_b o led_b o led_b o o eb05o o bd4rt 44 avdd p avdd p avdd p avdd p avdd p avdd p avdd p avdd p 45 vmo i/o vmo i/o vmo i/o vmo i/o vmo i/o vmo i/o vmo i/o vmo i/o 46 vpo i/o vpo i/o vpo i/o vpo i/o vpo i/o vpo i/o vpo i/o vpo i/o 47 vpp o vpp o vpp o vpp o vpp o vpp o vpp o vpp o 48 agnd p agnd p agnd p agnd p agnd p agnd p agnd p agnd p 49 ccd_ck1x o ccd_ck1x o ccd_ck1x o ccd_ck1x o ccd_ck1x o ccd_ck1x o o o bd4rt 50 ccd_ck2x o ccd_ck2x o ccd_ck2x o ccd_ck2x o ccd_ck2x o ccd_ck2x o o o bd4rt 51 ccd_cpx o ccd_cpx o ccd_cpx o ccd_cpx o ccd_cpx o ccd_cpx o o o bd4rt 52 ccd_rsx o ccd_rsx o ccd_rsx o ccd_rsx o ccd_rsx o ccd_rsx o o o bd4rt
revision 1.3 mar.22 2001 -7- GL646USB 53 ccd_tgx o ccd_tgx o ccd_tgx o ccd_tgx o ccd_tgx o ccd_tgx o o o bd4rt 54 ccd_tgg o ccd_tgg o ccd_tgg o ccd_tgg o ccd_tgg o ccd_tgg o o o bd4rt 55 ccd_tgb o ccd_tgb o ccd_tgb o ccd_tgb o ccd_tgb o ccd_tgb o o o bd4rt 56 rgbsel0 o rgbsel0 o rgbsel0 o rgbsel0 o rgbsel0 o rgbsel0 o o o bd4rt 57 dgnd p dgnd p dgnd p dgnd p dgnd p dgnd p dgnd p dgnd p 58 dvss p dvss p dvss p dvss p dvss p dvss p dvss p dvss p 59 dvdd p dvdd p dvdd p dvdd p dvdd p dvdd p dvdd p dvdd p 60 r_in i r_in i r_in i r_in i r_in i r_in i r_in i r_in i pesd7042 61 g_in i g_in i g_in i g_in i g_in i g_in i g_in i g_in i pesd7042 62 b_in i b_in i b_in i b_in i b_in i b_in i b_in i b_in i pesd7042 63 vrlc o vrlc o vrlc o vrlc o vrlc o vrlc o vrlc o vrlc o pesd7042 64 vmid o vmid ovmid o vmid ovmid ovmid ovmid o vmid o pesd7042 65 vrt o vrt ovrt o vrt ovrt ovrt ovrt o vrt o pesd7042 66 vrb o vrb o vrb o vrb o vrb o vrb o vrb o vrb o pesd7042 67 vru i vru i vru i vru i vru i vru i vru i vru i pesd7042 68 avss p avss p avss p avss p avss p avss p avss p avss p 69 avdd p avdd p avdd p avdd p avdd p avdd p avdd p avdd p 70 dbus0 i/o dbus0 i/o dbus0 i/o dbus0 i/o dbus0 i/o dbus0 i/o tstpc0 i/o i/o bd4rt 71 dbus1 i/o dbus1 i/o dbus1 i/o dbus1 i/o dbus1 i/o dbus1 i/o tstpc1 i/o i/o bd4rt 72 dbus2 i/o dbus2 i/o dbus2 i/o dbus2 i/o dbus2 i/o dbus2 i/o tstpc2 i/o i/o bd4rt 73 dbus3 i/o dbus3 i/o dbus3 i/o dbus3 i/o dbus3 i/o dbus3 i/o tstpc3 i/o i/o bd4rt 74 dbus4 i/o dbus4 i/o dbus4 i/o dbus4 i/o dbus4 i/o dbus4 i/o tstpc4 i/o i/o bd4rt 75 dbus5 i/o dbus5 i/o dbus5 i/o dbus5 i/o dbus5 i/o dbus5 i/o tstpc5 i/o i/o bd4rt 76 dbus6 i/o dbus6 i/o dbus6 i/o dbus6 i/o dbus6 i/o dbus6 i/o tstpc6 i/o i/o bd4rt 77 dbus7 i/o dbus7 i/o dbus7 i/o dbus7 i/o dbus7 i/o dbus7 i/o tstpc7 i/o i/o bd4rt 78 dgnd p dgnd p dgnd p dgnd p dgnd p dgnd p dgnd p dgnd p 79 dbus8 i/o dbus8 i/o dbus8 i/o dbus8 i/o dbus8 i/o dbus8 i/o i/o i/o bd4rt 80 dbus9 i/o dbus9 i/o dbus9 i/o dbus9 i/o dbus9 i/o dbus9 i/o i/o i/o bd4rt 81 dbus10 i/o dbus10 i/o dbus10 i/o dbus10 i/o dbus10 i/o dbus10 i/o i/o i/o bd4rt 82 dbus11 i/o dbus11 i/o dbus11 i/o dbus11 i/o dbus11 i/o dbus11 i/o i/o i/o bd4rt 83 dbus12 i/o dbus12 i/o dbus12 i/o dbus12 i/o dbus12 i/o dbus12 i/o i/o i/o bd4rt 84 dbus13 i/o dbus13 i/o dbus13 i/o dbus13 i/o dbus13 i/o dbus13 i/o i/o i/o bd4rt 85 dbus14 i/o dbus14 i/o dbus14 i/o dbus14 i/o dbus14 i/o dbus14 i/o i/o i/o bd4rt 86 dbus15 i/o dbus15 i/o dbus15 i/o dbus15 i/o dbus15 i/o dbus15 i/o i/o i/o bd4rt 87 dvdd p dvdd p dvdd p dvdd p dvdd p dvdd p dvdd p dvdd p 88 rasx o rasx o rasx o rasx o rasx o rasx o o op0 o bd4rt 89 casx o casx o casx o casx o casx o casx o o op1 o bd4rt 90 noex o noex o noex o noex o noex o noex o o op2 o bd4rt 91 nwex o nwex o nwex o nwex o nwex o nwex o o op3 o bd4rt 92 rasy o rasy o rasy o rasy o rasy o rasy o o op4 o bd4rt 93 casy o casy o casy o casy o casy o casy o o op5 o bd4rt 94 noey o noey o noey o noey o noey o noey o o op6 o bd4rt 95 nwey o nwey o nwey o nwey o nwey o nwey o o op7 o bd4rt 96 abus0 o abus0 o abus0 o abus0 o abus0 o abus0 o o op8 o bd4rt 97 abus1 o abus1 o abus1 o abus1 o abus1 o abus1 o o op9 o bd4rt 98 abus2 o abus2 o abus2 o abus2 o abus2 o abus2 o o op10 o bd4rt 99 abus3 o abus3 o abus3 o abus3 o abus3 o abus3 o o op11 o bd4rt 100 abus4 o abus4 o abus4 o abus4 o abus4 o abus4 o o op12 o bd4rt 101 abus5 o abus5 o abus5 o abus5 o abus5 o abus5 o o op13 o bd4rt 102 abus6 o abus6 o abus6 o abus6 o abus6 o abus6 o o o bd4rt 103 abus7 o abus7 o abus7 o abus7 o abus7 o abus7 o o o bd4rt 104 abus8 o abus8 o abus8 o abus8 o abus8 o abus8 o o o bd4rt 105 i op0 i dmad0 i/o i op0 o op0 i tstpb0 i oeb i bd4rt 106 i op1 i dmad1 i/o i op1 o op1 i tstpb1 i cdsclk2 i bd4rt 107 i op2 i dmad2 i/o i op2 o op2 i tstpb2 i adcclk i bd4rt 108 i op3 i dmad3 i/o i op3 o op3 i tstpb3 i smptimg i bd4rt 109 i op4 i dmad4 i/o i op4 o op4 i tstpb4 i rlc i bd4rt 110 i op5 i dmad5 i/o i op5 o op5 i tstpb5 i oop0 z bd4rt 111 i op6 i dmad6 i/o i op6 o op6 i tstpa0 i oop1 z bd4rt 112 i op7 i dmad7 i/o i op7 o op7 i tstpa3 i i bd4rt 113 vsmp o vsmp o vsmp o vsmp o vsmp o vsmp o tstpa4 i vsmp i bd4rtu 114 bsmp o bsmp o bsmp o bsmp o bsmp o bsmp o tstpa5 i cdsclk1 i bd4rtu 115 i sclk o i i sclk o sclk o i sck i bd4rtu 116 i senload o mpuclk o i senload o senload o i sen i bd4rtu 117 mclk o mclk o mclk o mclk o mclk o mclk o i mclk i bd4rtu 118 i sdi o mpuckoe i i sdi o sdi o sdi i bd4rtd
revision 1.3 mar.22 2001 -8- GL646USB 119 i sdo i cksel i i i sdo i tstpa7 i i bd4rtd 120 dvdd p dvdd p dvdd p dvdd p dvdd p dvdd p dvdd p dvdd p 121 mtr_sel i mtr_sel i mtr_sel i mtr_sel i mtrs_el i mtr_sel i mtr_sel i mtr_sel i bd4rtd 122 mpu_sel i mpu_sel i mpu_sel i mpu_sel i mpus_el i mpus_el i mpus_el i mpus_el i bd4rtd 123 gpio1 i/o gpio1 i/o gpio1 i/o gpio1 i/o gpio1 i/o gpio1 i/o gpio1 i/o gpio1 i/o bd4rt 124 gpio2 i/o gpio2 i/o gpio2 i/o gpio2 i/o gpio2 i/o gpio2 i/o gpio2 i/o gpio2 i/o bd4rt 125 gpio3 i/o gpio3 i/o gpio3 i/o gpio3 i/o gpio3 i/o wmsel/gpio3 i/o gpio3 i/o gpio3 i/o bd4rt 126 gpio4 i/o gpio4 i/o gpio4 i/o gpio4 i/o gpio4 i/o rlcsel/gpio4 i/o gpio4 i/o gpio4 i/o bd4rt 127 tstsel0 i tstsel0 i tstsel0 i tstsel0 i tstsel0 i tstsel0 i tstsel0 i tstsel0 i bd4rtd 128 tstsel1 i tstsel1 i tstsel1 i tstsel1 i tstsel1 i tstsel1 i tstsel1 i tstsel1 i bd4rtd note : in tcd2950d ccd: pin no : pin name normal fast 49 ccd_ck1x clock 1 clock 3 50 ccd_ck2x clock 2 clock 2 56 rgb_sel0 clock 2 clock 1 in mode 6 (sc test) : pin no : mpu_sel = 0 mpu_sel = 1 19 gpio5 dmad0 20 gpio6 dmad1 21 gpio7 dmad2 22 gpio8 dmad3 23 gpio9 dmad4 24 gpio10 dmad5 25 gpio11 dmad6 26 gpio12 dmad7 125 gpio3 (wmsel) 126 gpio4 (rlcsel) in mod 1,2,5,9 if input clock = 12mhz if cksel = 0 => scanner controller run 24mhz if cksel = 1 => scanner controller run 32mhz in mode 3: if mpuckoe = 1, mpuclk = (input clock frequency)/2 if cksel = 1 => scanner controller run (input clock frequency) /2 if cksel = 0 => scanner controller run (input clock frequency) if mpuckoe = 0, mpuclk = 0 in mode 4: scanner controller run (input clock frequency) 5.2 pin descriptions : mpu or dma/epp interface hslctin(mpu_ale ) i epp nastrb or mpu ale hi_init(mpu_cs) i epp ninit or mpu chip select hafxtin(mpu_rd) i epp ndstrb or mpu read hstbin(mpu_wr) i epp nwrite or mpu write
revision 1.3 mar.22 2001 -9- GL646USB h_busy(dma_ack) o epp nwait or dma acknowledge h_ack(io_rd) o epp intr or dma io read h_pe(io_wr) o epp ackdatareq or dma io write h_err(dma_drq) b epp ndataavail or dma data request hd0~hd7 b epp data bus or mpu data bus dmad0~7 b dma data bus support io ports gpio1~12 b general purpose input output mt_ph0~5 o bi-polar : mt_ph5=phase1 mt_ph4=phase2 mt_ph3=i11 mt_ph2=i01 mt_ph1=i12 mt_ph0=i02 uni-polar : mt_ph3=phase a mt_ph2=phase b mt_ph1=phase /a mt_ph0=phase /b home i sense carriage home position usb interface vmo b d+ vpo b d- vcp p 3.3v ccd/cis control signals ccd_ck1x o ccd shift register clock1 or cis clock output ccd_ck2x o ccd shift register clock2 or cis clock output ccd_cpx o ccd clamp gate clock or cis clock output ccd_rsx o ccd reset gate clock or cis clock output ccd_tgx o ccd transfer gate clock for r channel or cis line start pulse ccd_tgg o ccd transfer gate clock for g channel ccd_tgb o ccd transfer gate clock for b channel rgbsel0 o rgb channel selection pin or ccd shift register clock3 xpa_sw o transparency lamp power control or cis green led array control lamp_sw o flatbed lamp power control or cis red led array control led_b o cis blue led array control front-end r_in ai red channel input signal g_in ai green channel input signal b_in ai blue channel input signal vrlc ao selectable analog output voltage for rlc vmid ao adc reference voltage. derived from vru. normally is 2.5v vrt ao adc reference voltage. derived from vru. normally is 3.3v vrb ao adc reference voltage. derived from vru. normally is 1.7v vru ai adc reference voltage. normally connected to 5v analog supply op0~op7 o adc digital data output vsmp(cdsclk2) o wolfson type : video sample synchronization pulse.
revision 1.3 mar.22 2001 -10- GL646USB this signal is applied synchronously with mclk to specify the point of time that the input is sampled. analog device type : cds image sampling clock bsmp(cdsclk1) o analog device type : black level sampling clock sclk o serial interface clock output for front-end senload o serial interface data latch-in signal for front-end mclk(adcclk) o wolfson type : master clock. this clock is applied at either six or three times the input pixel rate depending on the operational mode. analog device type: adc converter sampling clock sdi o serial interface data output signal for front-end sdo i serial interface data input signal for front-end dram dbus0~15 b dram data bus abus0~8 o dram address bus rasx o dram ras signal of first memory chip casx o dram cas signal of first memory chip noex o dram oe(output enable) signal of first memory chip nwex o dram we signal of first memory chip rasy o dram ras signal of second memory chip casy o dram cas signal of second memory chip noey o dram oe(output enable) signal of second memory chip nwey o dram we signal of second memory chip miscellaneous tstmod tstsel0 tstsel1 mpu_sel i test mode selection pins : {tstmod,tstsel0,tstsel1,mpu_sel}= 0000 : mode1 0100 : mode2 0011 : mode3 0010 : mode4 0110 : mode5 100x : mode6 110x : mode7 101x : mode8 1110 : mode9 mtr_sel i mtr_sel=1 select bi_polar mtr_sel=0 select uni_polar ix1 i clock input for crystal iox2 o clock output for crystal cksel mpucloe i scanner controller clock selection mpuclk o clock output extrst_ i hardware reset input power avdd p analog power input avss p analog ground input agnd p analog ground input for usb1.1 dvdd p digital power input dgnd p digital ground input
revision 1.3 mar.22 2001 -11- GL646USB 5.3 electrical characteristics: 5.3.1 absolute maximum ratings (voltages referenced to gnd) symbol description min max dvdd dc supply voltage -0.5v +7v v i dc input voltage -0.5v vcc+0.5v v i/o dc input voltage range for i/o -0.5v vcc+0.5v v ai/o dc input voltage for usb d+/d- pins -0.5v vcc+0.5v v i/oz dc voltage applied to outputs in high z state -0.5v vcc+0.5v v esd static discharge voltage 4000v t stq storage temperature range -60 c +150 c i out dc output current, per pin -25ma +25ma t amb operating ambient temperature 0 c 70 c 5.3.2 dc characteristics (digital pins) symbol description min typ max unit dvdd (or avdd) power supply voltage 4.5 5.0 5.5 v i o dc output sink current 4 ma v il low level input voltage 0.8 v v ih high level input voltage 2.4 v v ol low level output voltage when i ol =4ma 0.4 v v oh high level output voltage when i oh =4ma 2.4 v i olk leakage current for pads with internal pull up or pull down resistor -50 50 a i oz tri-state output leakage current -50 50 a r dn pad internal pulldown resister 120k 200k 290k ohms r up pad internal pullup resister 150k 250k 360k ohms 5.3.3 dc characteristics (vcp/d+/d-) symbol description min typ max unit v 3.3 vcp regulator output 3.0 3.3 3.6 v i 3.3 vcp maximum supply current 27 41 56 ma v ol d+/d- static output low(r l of 1.5k to 3.6v ) 0.3 v v oh d+/d- static output high (r l of 15k to gnd ) 2.8 3.6 v v di differential input sensitivity 0.2 v v cm differential common mode range 0.8 2.5 v v se single-ended receiver threshold 0.2 v c in transceiver capacitance 20 pf i lo hi-z state data line leakage -10 +10 a z drv driver output resistance 28 43 ohms note: bd4rt without pull up or pull down resister. bd4rtu with 250k pull up resister.
revision 1.3 mar.22 2001 -12- GL646USB 6. application description 6.1. system clock internal pll or external clock input. a. pll: 12mhz input , 24 or 32 mhz output to internal system and 48mhz output to internal usb controller. b. usb2.0 supply: external usb2.0 controller support 24,30,48 mhz to three in one asic. c. crystal supply: depend on crystal input (receptible frequency of asic: 12 to 48 mhz) 6.2. pixel clock a. normal mode(three line in): a. 24 system clock/pixel b. chunky color scan(three line in) or fine gray scan for ccd. b. fast mode(one line in) : a. 9,12 or 15 system clock/pixel three type. b. planar color scan (one line in) or monochrome scan. c. fast gray or black & white scan for ccd. d. planar color(one line in) for ccd line by turns or line by line. e. planar color(one line in),gray, true gray or black & white scan for cis. note : chunky color is r1g1b1,r2g2b2,r3g3b3,??? planar color is r1,r2,r3,?..;g1,g2,g3,??.;b1,b2,b3,??.. ccd : chunky color or planar color. cis : planar color 6.3. scan speed a. system clock = 24 mhz : a. normal mode: chunky color or fine gray scan. 24x41.666ns/pixel = 1.0us/pixel (1). 600dpi : 5.4ms/line (2). 1200dpi : 10.4ms/line b. fast mode: planar color, fast gray or black&white scan. 9x41.666ns/pixel = 0.375us/pixel 12x41.666ns/pixel = 0.5us/pixel 15x41.666ns/pixel = 0.625us/pixel (1). 600dpi : 2.025~3.375ms/line (2). 1200dpi : 4.05~6.75ms/line b. system clock = 32mhz : a. normal mode : 24x31.25ns/pixel = 0.75us/pixel (1). 600dpi : 4.05ms/line (2). 1200dpi : 8.1ms/line b. fast mode : 9x31.25ns/pixel = 0.281us/pixel 12x31.25ns/pixel = 0.375us/pixel
revision 1.3 mar.22 2001 -13- GL646USB 15x31.25ns/pixel = 0.469us/pixel (1). 600dpi : 1.517~2.533ms/line (2). 1200dpi : 3.034~5.066ms/line 6.4. fast scan for low dpi multiple ccd clocking rates allows speed up scan speed. you can speed up 2 times, 3 times or 4 times scanning time for low resolution. for example,600dpi scanner: if 75dpi speed up 4 times then 5.4ms/4=1.35ms/line. scan speed is equal to 1.18s/page. chunky scan: you can speed up 2 times,3 times or 4 times scanning time. planar scan: 9 system clock/pixel: you can not speed up scanning time 12 system clock/pixel : you can speed up 2 times scanning time 15 system clock/pixel : you can speed up 2 times scanning time 6.5. scanning type support three line in(parallel ) for ccd, one line in for ccd or cis, rgb line by turns in for ccd three types. a. ccd a. three line in : b. line by line : c. line by turns : b. cis a. color scan : tg led r led g led b b. gray scan: g b r rgb r g b
revision 1.3 mar.22 2001 -14- GL646USB tg led r/g/b c. true gray scan: tg led r led g led b 6.6. image sensor timing can be programmed. a. ccd : support 600,1200 or 2400 dpi ccd. for example nec, toshiba, sony ??etc. b. cis : support 600,1200 or 2400 dpi cis. for example canon , toshiba , mitsubishi ??etc. 6.7. dummy line support programmable dummy lines to resolve (overcome) start/stop problem. you can insert dummy lines to reduce scanner stop and wait events (buffer full) or always no-stop. a. line base of dummy lines: the range of dummy lines is 0 line ~ 15 lines. b. adjustable dummy line: the range is ccd or cis minimum shift out time to 512k pixels time, can be adjusted by 1 pixel time increment. 6.8. analog front end timing : internal 16 bits front-end : operation is similar to wolfson or analog device. 6.9. image type support color, fine gray, fast gray and fast black & white scan. support color filters selection for gray and b/w scan. the filters include red, green and blue. note: the scan style of fine gray and color is same. so, fine gray scanning speed is slow. the exposure time of fast gray scan is shorter than fine gray scan. so, fast gray scanning speed is high. 6.10. bits depth 16 x3 bits true color , 16 bits gray level and one bit black & white. image data type : 16 bits , 8 bits and 1 bit data type. 6.11. shading & correction a. white shading & dark shading:
revision 1.3 mar.22 2001 -15- GL646USB internal white shading by pixel (16 bits resolution) and dark shading by pixel (16 bits resolution) can be enabled or disabled by s/w. the white shading curve is calculated by s/w. data arrangement: normal mode: dark r1,white r1,dark g1,white g1,dark b1,white b1, dark r2,white r2,dark g2,white g2,dark b2,white b2, dark r3,white r3,dark g3,white g3,dark b3,white b3,?? fast mode: dark r1,white data r1,dark r2,white r2,dark r3, white r3? dark g1,white data g1,dark g2,white g2,dark g3,white g3? dark b1,white data b1,dark b2,white b2,dark b3,white b3? white shading formula : 2000h x target / (wn-dn) = white gain data ----- for 8 times system white shading formula : 4000h x target / (wn-dn) = white gain data ----- for 4 times system for example : target = 3fffh wn = 2fffh dn = 0040h and 8 times system operation then white gain = 2000h x 3fffh / (2fffh-0040h) = 2ae4h (1.34033 times) b. correction : gamma correction table by s/w calculation. the resolution is 12 or 14 bits gamma table. range: 0 to 64k (16 bits) input mapping to 0 to 4k (12 bits) output ; 0 to 64k (16 bits) input mapping to 0 to 16k (14 bits)output; 0 to 64k (16 bits) input mapping to 0 to 255 (8 bits) output ; 0 to 64k (16 bits) input mapping to 0 to 255 (8 bits) output; 6.12. threshold level setting can be programmed by s/w. range: 0 to 255 can be adjusted by one increment. the threshold with bandwidth in order to reduce image noise. 6.13. exposure time adjustable maximum: 512k pixels time (about 524 ms/line) adjustment step: 1 pixel time. for transparency scan, the exposure time can up to 524 ms. 6.14. to control rgb exposure time separately bandwidth a,b,c,g : are black pixels d,e,f,h,i : are white pixels bwhi bwlow a b c d e f g h i
revision 1.3 mar.22 2001 -16- GL646USB scanning type: line by turns r g b you can control r, g or b exposure time separately. for example, above case b exposure time is three times of r; g exposure time is two times of r. 6.15. scan width control scan width control for horizontal line a. support start pixel address, end pixel address and dummy pixel number setting b. maximum length: 64k pixels. minimum length: 1 pixel 6.16. support built-in usb(1.1) , external usb(2.0) and external ieee 1394 interface support 4-type operation. three in one: usb1.1 + afe + scanner controller two in one: a. afe + scanner controller + (external) usb2.0 b. afe + scanner controller + (external) ieee 1394 c. usb1.1 + scanner controller + (external) afe note: instead of our build-in afe, you can use other external afe. 6.17. dram timing support 4mx1 or x2 bits edo dram (16 x 256k) image buffer and calibration buffer timing. you can select single or double dram for scanner. dram speed is 35ns and above for 24mhz system clock,28ns and above for 32mhz system clock. 6.18. horizontal resolution adjustable for dpi function a. digital deletion type : the resolution from 1 dpi to 1200 dpi , can be adjusted by 1 dpi increment by s/w. b. digital average type : support 1/2,1/3,1/4,1/5,1/6,1/8,1/10,1/12,1/15 digital average function. for example, 1200dpi scanner: 600dpi, 400dpi, 300dpi, 240dpi, 200dpi,150dpi, 120dpi, 100dpi, 80dpi average function. c. ccd dpi process : support 1/2,1/3 and 1/4 resolution. for example, 1200dpi scanner: output 600dpi, 400dpi and 300dpi process. 6.19. vertical resolution adjustable for dpi function
revision 1.3 mar.22 2001 -17- GL646USB the resolution of motor speed control is 16 bits, so, we can control vertical resolution by one dpi increment, the resolution can be from 1 dpi to 4800dpi for 1200dpi scanner and 1 dpi to 9600 dpi for 2400dpi scanner. note: the resolution of quarter step can up to four times resolution. 6.20. acceleration/deceleration double table the acceleration/deceleration slope tables are store in dram, can be download by s/w. the slope can be programmed by s/w for each table. resolution is 16 bits pixel-time. the number of slope steps is 1~255 steps. one table is for scanning the other is for fast move. the forward and backward steps can be programmed by s/w. the resolution is 16 bits pixel-time. the number of slope steps is 1~255 steps. you can adjust any non-linear curve. note: what is fast move? such as move back to go home or move to window any position to scan. (1). two table moving : scan finished buffer full position scanning position go to scan window forward backward go home time speed b a c d e f g h i j a,j : table two (slope two) acceleration curve. b : table two (slope two) deceleration curve. c,d,i : table one (slope one) acceleration curve. e,f,h : table one (slope one) deceleration curve. g : touch home sensor deceleration curve.
revision 1.3 mar.22 2001 -18- GL646USB (2). one table moving : 6.21. stepping motor phase control there is 6 output control pins to control stepping motor.mtr_ph0~5 for bi-polar and mtr_ph0~3 for uni-polar. a. bi-polar : a. support 2916 motor driver timing and 2916 compatible driver ic,such as l6219. b. include full, half and quarter step control. b. uni-polar : a. support 2003 motor driver timing and 2003 compatible driver ic. b. include full step two phases on, full step single phase on and half step. c. pwm control, include frequency and duty control. pwm duty frequency phase on time 6.22. watch-dog protection this function can automatically reset the system to initial state, whenever the system is held (no access signal ) beyond the time limit.be able to enable or disable this function by s/w. this function can protect motor power, lamp power and asic system. calculation formula : (line period) x (16k) x (setting no.). the range of setting no. is 1~15. 6.23. lamp timeout control this circuitry can automatically reset the lamp power, whenever the system is setting. be able to enable or disable this function by s/w. calculation formula: (line period) x (64k) x (setting no.). scan finished buffer full position scanning position speed b a c d time e f g h go home h : table two (slope two) acceleration curve. a,b,g : table one (slope one) acceleration curve. c,d,f : table one (slope one) deceleration curve. e : touch home sensor deceleration curve.
revision 1.3 mar.22 2001 -19- GL646USB the range of setting no. is 1~7. 6.24. lamp power control these are two power control ports for lamp. one is for flatbed and the other is for xpa (transparency or film). the resolution of it?s pwm type is 9 bits. duty range is 1/512~512/512. note : carrier frequency is (system clock)/512. 6.25. 6.25 sensor input the system support home sensor input port. 6.26. 9 gpio ports you can set input or output for each gpio pin separately. such as keypads inputs, document sensor for sheet-fed or motor power control?etc. note : there are two pins for special function. one is gpio12,the other is gpio11. gpio12 : 1. pull up by resister to indicate that asic turn on lamp power whenever power on initial. 2. pull down by resister to indicate that asic turn off lamp power whenever power on initial. 3. this pin can control bi-polar motor driver 2916 or 6219 vref in order to control max. current. gpio11 : this pin can control bi-polar motor driver 2916 or 6219 vref in order to control max. current. 6.27 lossless data compression a. support lossless 8 bits image data compression. b. the best ratio is 4 times. c. real-time decompression type. d. this function can be enabled or disabled by s/w. 6.28. motor trigger signal for adf motor trigger signal for adf motor moving ,can be controlled under scanning condition. 6.29. operation mode there is 9 mode to operate this chip. a. mode1 : sc+afe+usb1.1------------------------------------- three in one b. mode2 : sc+usb1.1 ------------------------------------------- external afe c. mode3 : sc+afe(for ieee1394) ---------------------------- external i eee1394 d. mode4 : sc+afe(for usb2.0) ------------------------------- external usb2.0 e. mode5 : test pll & debug f. mode6 : test internal sc g. mode7 : test internal usb1.1 h. mode8 : test internal afe i. mode9 : test internal cpu note: sc is scanner controller; afe is analog front-end. 6.30. power on check the default status of the pwrbit is reset.you can set the pwrbit and then read back the status in order to check the power status. this operation be able to check first time power on or not. 6.31. dma image read. support dma image read for dma operation. 6.32. dma dram read/write support dma read/write function for gamma table, shading data and acceleration/deceleration table down-load
revision 1.3 mar.22 2001 -20- GL646USB or read back 6.33. ram test s/w can test dram ic by write and read back data.
revision 1.3 mar.22 2001 -21- GL646USB 7. command set description reg. bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 01 cisset dogenb dvdset fastmod compenb dramsel shdarea s can 02 nothome acdcdis agohome mtrpwr fastfed mtrrev stepsel[1:0] 03 tg3 aveenb xpasel lamppwr lampdog lamptim[2:0] 04 lineart bitset adtype[1:0] filter[1:0] feset[1:0] 05 dpihw[1:0] gmmtype[1:0] gmmenb ledadd basesel[1:0] 06 pwrbit gain4 optest[2:0] 07 dmasel dmardwr 08 rsh[4:0] 09 rsl[4:0] 0a cph[4:0] 0b cpl[4:0] 0e scanreset 0f move 10 expr[15:8] 11 expr[7:0] 12 expg[15:0] 13 expg[7:0] 14 expb[15:8] 15 expb[7:0] 16 ctrlhi selinv tginv ck1inv ck2inv ctrlinv ckdis ctrldis 17 tgmode[1:0] tgw[5:0] 18 cnset dcksel[1:0] cktoggle ckdelay[1:0] cksel[1:0] 19 expdmy[7:0] 1a ckh[4:0] 1b ckl[4:0] 1c ck3sel ck3inv tgsel[5:0] 1d ckmanual tcdfast dmypix tgshld[4:0] 1e wdtime[3:0] linesel[3:0] 1f scanfed[7:0] 20 bufsel[7:0] 21 stepno[7:0] 22 fwdstep[7:0] 23 bwdstep[7:0] 24 fastno[7:0] 25 lincnt[17:16] 26 lincnt[15:8] 27 lincnt[7:0] 28 lamppwm[8]
revision 1.3 mar.22 2001 -22- GL646USB reg. bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 29 lamppwm[7:0] 2a rama[14:0] 2b rama[7: 0] 2c dpiset[11:8] 2d dpiset[7:0] 2e bwhi[7:0] 2f bwlow[7:0] 30 strpixel[15:8] 31 strpixel[7:0] 32 endpixel[15:8] 33 endpixel[7:0] 34 dummy[7:0] 35 maxwd[18:16] 36 maxwd[15:8] 37 maxwd[7:0] 38 lperiod[15:8] 39 lperiod[7:0] 3a fewrdata[9:8] 3b fewrdata[7:0] 3c ramwrdata[7:0] 3d feedl[17:16] 3e feedl[15:8] 3f feedl[7:0] 41 pwrbit bufempty feedfsh scanfsh homesnr lampsts febusy motmflg 42 validword[18:16] 43 validword[15:8] 44 validword[7:0] 45 ramrddata[7:0] 46 ferddata[9:8] 47 ferddata[7:0] 48 fedcnt[17:16] 49 fedcnt[15:8] 4a fedcnt[7:0] 4b scancnt[17:16] 4c scancnt[15:8] 4d scancnt[7:0] 4e lperiodrd[15:8] 4f lperiodrd[7:0] 50 ferda[5:0] 51 fewra[5:0] reg. bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0
revision 1.3 mar.22 2001 -23- GL646USB 52 rhi[4:0] 53 rlow[4:0] 54 ghi[4:0] 55 glow[4:0] 56 bhi[4:0] 57 blow[4:0] 58 vsmp[4:0] vsmpw[2:0] 59 bsmp[4:0] bsmpw[2:0] 5a wmsel rlcsel cdsref[1:0] rlc[3:0] 5b ckfh[4:0] 5c ckfl[4:0] 5d cksh[4:0] 5e cksl[4:0] 60 z1mod[15:8] 61 z1mod[7:0] 62 z2mod[15:8] 63 z2mod[7:0] 64 phfreq[7:0] 65 mtrpwm[5:0] 66 gpo12 gpo11 gpo7 67 gpo6 gpo5 gpo4 gpo3 gpo2 gpo1 68 gpom12 gpom11 gpoe12 gpoe11 gpoe7 69 gpoe6 gpoe5 gpoe4 gpoe3 gpoe2 gpoe1 6a fstpsel[1:0] fastpwm[5:0] 6b fmovno[7:0] 6c tgtime[1:0] z2mod[18:16] z1mod[18:16] 6d decsel[2:0] stoptim[4:0] 70 gpi12 gpi11 gpi7 71 gpi6 gpi5 gpi4 gpi3 gpi2 gpi1 note: reg4x , reg7x are read ports. the other are write ports. 7.1. reg : 01h (write) default : 00h b7:cisset : set: cis scan type. : reset: ccd scan type. b6:dogenb : set: enable watch dog of asic(set time out:reg1e[7:4]). : reset: disable. b5:dvdset : set : enable shading (include whole line shading and area shading two kinds). : reset : disable shading. b4:fastmod : set: enable fast mode scanning type (include fast gray and black & white scan). : reset: enable normal mode scanning type (include fine gary and color scan). b3:compenb : set: enable data compression. : reset: disable b2:dramsel : set : the dram size is 4mx2 (256kx16x2) bits. : reset : the dram size is 4mx1(256kx16x1) bits. b1:shdarea : set: enable shading area (depend on scan area and scan dpi). : reset: shading area is whole line.
revision 1.3 mar.22 2001 -24- GL646USB b0:scan : set: enable scan process. : reset: disable scan process. 7.2. reg : 02h (write) default : 01h b7:nothome : set: auto-go-home doesn?t go back to home position. : reset: go back to home position automatically. b6:acdcdis : set: disable forward/backward moving whenever buffer full. : reset: enable forward/backward moving whenever buffer full. b5:agohome : set: whenever scan is finished, carriage go home automatically. : reset: disable auto-go-home function. b4:mtrpwr : set: turn on motor power and phase. : reset: turn off motor power and phase. b3:fastfed : set: enable two table for motor moving of theacceleration/deceleration. : reset: disable two table, only use single table. b2:mtrrev : set: set motor reverse moving. : reset: set motor forward moving. b1~0:stepsel[1:0] : for table one scanning move step type selection. (1).bi-polar : a.00: full step. b.01: half step. c.10: quarter step. d.11: reserved. (2).uni-polar : a.00: two-phase-on full step. b.01: half step. c.10: reserved. d.11: single-phase-on full step. 7.3. reg : 03h (write) default : 0ch b7:tg3 : set: enable alternated ccd tg function. : reset: disable. b6:aveenb : set: select dpi average function : reset: select dpi deletion function. b5:xpasel : set: select transparency lamp on. : reset: select flatbed lamp on. b4:lamppwr: set: turn on lamp power. : reset: turn off lamp power. b3:lampdog : set: to start lamp sleeping mode(default on). : reset: to disable lamp sleeping mode. b2~0:lamptim[2:0] : lamp on time setting (default: 4) fastmod=1: lamptim*2*(64k)*line-period. fastmod=0: lamptim*(64k)*line-period. 7.4. reg : 04h (write) default : 03h b7:lineart : set: black/white scan. : reset: color/gray scan. b6:bitset : set : 16 bits image data type (= word). : reset : 8 bits image data type (= byte). b5~4:adtype[1:0] : front end bits type: a.00: reserved. b.01: 16 bits. c.10: reserved. d.11: reserved. b3~2:filter[1:0] : scan color type : a.00: color b.01: r
revision 1.3 mar.22 2001 -25- GL646USB c.10: g d.11: b b1~0:feset[1:0] : front-end selection. a.00: reserved b.01: reserved c.10: analog device control style d.11: wolfson control style 7.5. reg : 05h (write) default:00h b7~6: dpihw[1:0] : set ccd/cis resolution 00=600dpi 01=1200dpi 10=2400dpi 11=reserved. b5~4: gmmtype[1:0] : set gamma bits depth. 00: 12 bits gamma table. 01: 14 bits gamma table. 10: reserved. 11: reserved. b3: gmmenb : set: enable gamma correction. : reset: bypass gamma correction. b2:ledadd : set: enable true gray by controlling cis rgb led array. : reset: normal gray by controlling cis single color led array. b1~0: basesel[1:0] : (1).fast mode : set clocks/pixel of asic. 00: 9 clocks/pixel. 01: 12 clocks/pixel. 10: 15 clocks/pixel. 11: reserved. (2). normal mode : set clocks/pixel of ccd. 00: 24 clocks/pixel. 01: 12 clocks/pixel. 10: 8 clocks/pixel. 11: 6 clocks/pixel. 7.6. reg : 06h (write) default:00h b4: pwrbit :when power on, set this bit.to indicate power has on. default is reset. b3: gain4 : set: digital shading gain=4 times system. : reset: digital shading gain=8 times system. note: if you want to get more precise image quality, you can set gain4 bit. b2~0: optest[2:0]: select asic operation type. 000: set normal mode to capture afe image. 001: set dram bank, power on carriage initiated and adf(motortgo) test for asic simulation. 010: pixel count pattern for asic image test. 011: line count pattern for asic image test. 100: counter and adder test for asic simulation test. 101:ccd tg test for tgmode 7.7. reg : 07h (write) default:00h b1:dmasel : set: dma access dram under command mode. : reset: mpu access dram under command mode. b0:dmardwr : set: dma read dram under command mode. : reset: dma write dram under command mode. note: dma operation can be processed under cpu and dma type. 7.8. reg : 08h,09h (write) default:12h,14h
revision 1.3 mar.22 2001 -26- GL646USB rsh[4:0] : set ccd rs rising edge position. rsl[4:0] : set ccd rs falling edge position. (1). color or fine gray : 24 clocks/pixel 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 ccd rs : rsh=0ch rsl=10h (2).fast gray or b&w : 9 clocks/pixel 0 1 2 3 4 5 6 7 8 0 1 2 3 4 5 6 7 8 0 1 2 3 4 5 ccd rs : rsh=07h rsl=01h 7.9. reg : 0ah,0bh (write) default:15h,17h cph[4:0] : set ccd cp rising edge position. cpl[4:0] : set ccd cp falling edge position. (1). color or fine gray : 24 clocks/pixel 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 0 1 2 3 4 ccd cp : cph=15h cpl=02h (2).fast gray or b&w : 12 clocks/pixel 0 1 2 3 4 5 6 7 8 9 10 11 0 1 2 3 4 5 6 7 8 9 10 11 ccd cp : cph=06h cpl=0ah 7.10. reg : 0eh (write) command : scanner software reset. it can initiate aisc system, including lamp motor, control registers, internal circuit and status, but doesn?t include tables in dram, like gamma table, shading table and acceleration/deceleration table. 7.11. reg : 0fh (write)
revision 1.3 mar.22 2001 -27- GL646USB command : motor moving. start motor farward/backward moving. 7.12. reg : 10,11h (write) default : 00h,00h expr[15:0]: red-led array of cis or red channel tg of ccd exposure time setting. 7.13. reg : 12h,13h (write) default : 00h,00h expg[15:0]: green-led array of cis or green channel tg of ccd exposure time setting. 7.14. reg : 14h,15h (write) default : 00h,00h expb[15:0]: blue-led array of cis or blue channel tg of ccd exposure time. 7.15. reg : 16h (write) defalut : 32h b7:ctrlhi : set: ccd cp & rs are high under tg high position. : reset: ccd cp & rs are low under tg high position. b6:selinv : set: inverse ccd rgbsel selection pins. : reset: don?t inverse. b5:tginv : set: inverse ccd tg. : reset: don?t inverse. b4:ck1inv : set: inverse ccd clock 1. : reset: don?t inverse. b3:ck2inv : set: inverse ccd clock 2. : reset: don?t inverse. b2:ctrlinv : set: inverse ccd cp & rs. : reset: don?t inverse. b1:ckdis : set: disable ccd tg position clock 1/2 signals. ccd tg ccd clock : reset: enable ccd tg position clock 1/2 signals. ccd tg ccd clock b0:ctrldis : set: disable ccd tg position cp & rs signals. ccd tg ccd cp/rs
revision 1.3 mar.22 2001 -28- GL646USB : reset: enable ccd tg position cp & rs signals. ccd tg ccd cp/rs 7.16. reg : 17h (write) default : 14h b7~6:tgmode[1:0] : to set ccd tg mode. 00:without dummy line ccd tg type. 01:with dummy line ccd tg type. 10:reserved. 11:reserved. b5~0:tgw[5:0] : to set ccd tg width. 7.17. reg : 18h (write) defalut : 00h b7 : cnset : set : tg and clock set to canon cis style. : reset: tg and clock is non-canon cis style. b6~5 :dcksel: 00 one time ccd clocks speed for dummy line. 01 two time ccd clocks speed for dummy line. 10 three time ccd clocks speed for dummy line. 11 four time ccd clocks speed for dummy line. b4 :cktoggle : set : half cycle per pixel for ccd clock 1/2. : reset : one cycle per pixel b3~2 :ckdelay: 00 no delay 01 delay one system clock for ccd clock 1/2. 10 delay two system clock for ccd clock 1/2. 11 delay three system clock for ccd clock 1/2. b1~0 :cksel : 00 one time ccd clock speed for capture image. 01 two time ccd clock speed for capture image. 10 three time ccd clock speed for capture image. 11 four time ccd clock speed for capture image. 7.18. reg : 19h (write) default : 00h expdmy[7:0] : to set dummy line exposure time (unit = 256 pixels time). 7.19. reg : 1ah,1bh (write) defalut : 00h,00h ckh[4:0]: set ccd clock rising edge position. ckl[4:0]: set ccd clock falling edge position. 7.20. reg : 1ch (write) default : 00h b7: ck3sel : to enable ccd clock3 b6:ck3inv : to reverse ccd clock3 b5~b0: tgsel[5:0] : to set ccd tg for r,g and b output control b0~1: control r channel tg. b2~3: control g channel tg. b4~5: control b channel tg. 7.21. reg : 1dh (write) defalut : 04h b7 : ckmanual : to program ccd clock1/2 by manual.
revision 1.3 mar.22 2001 -29- GL646USB programming registers are reg5b/5c/5d/5e. b6 : tcdfast :reserved. b5 : dmypix :reserved. b4~0 :tgshld[4:0] : to set ccd tg shoulder width. 7.22. reg : 1eh (write) defalut : 20h b7~4:wdtime[3:0] : to set watch-dog time. time : fast mode : wdtime*2*(16k)*(line-priod). normal mode: wdtime*(16k)*(line-priod). b3~0:linesel[3:0] : to set cis vertical dpi or dummy lines. cis : linesel =0 full dpi. =1 1/2 dpi =2 1/3 dpi =3 1/4 dpi ?.. =15 1/16 dpi ccd : linesel =0 no dummy line. =1 1 dummy line. =2 2 dummy lines. =3 3 dummy lines. ?? =15 15 dummy lines. note : cis can be implemented dummy line by motor move method, not dummy lines. 7.23. reg : 1fh (write) default : 00h scanfed[7:0]: move to scanning position by table one. 7.24. reg : 20h (write) default : 00h bufsel[7:0] : to set buffer condition (unit = 2k word). scanner execute backward/forward moving whenever buffer full. if maxwd < buffer condition, then motor move forward to scan. 7.25. reg : 21h (write) defalut : 00h stepno[7:0]: to set table one steps number for forward slope curve of the acceleration/deceleration. 7.26. reg : 22h (write) defalut : 00h fwdstep[7:0] : to set steps number of the forward steps. 7.27. reg : 23h (write) defalut : 00h bwdstep[7:0] : to set steps number of the backward steps. 7.28. reg : 24h (write) defalut : 00h fastno[7:0]: to set table one steps number for backward slope curve of the acceleration/deceleration under scanning
revision 1.3 mar.22 2001 -30- GL646USB 7.29. reg : 25h,26h,27 h (write) defalut : 00h,00h,00h lincnt[17:0]: to set the scan lines number. 7.30. reg : 28h,29h (write) defalut : 01h,ffh lamppwm[8:0] : to set pwm duty for lamp power control. 0: 1/512 duty. 1: 2/512 duty. ?.. 511:512/512 duty. 7.31. reg : 2ah,2bh (write) default : 00h.00h rama[14:0] : to set dram start address to access data. note: iram_a[18:0]={rama[14:0],4?b0000}. 7.32. reg : 2ch,2dh (write) default : 00h,00h dpiset[10:0] : set resolution of dpi for average type or deletion type. a. average type : digital average function support 1/2,1/3,1/4,1/5,1/6,1/8,1/10,1/12,1/15 2400 dpi scanner : can set 1200,800,600,480,400,300,240,200,160 dpi. 1200 dpi scanner : can set 600,400,300,240,200,150,120,100 and 80 dpi. 600 dpi scanner : can set 300,200,150,120,100,75,60,50 and 40 dpi. b. deletion type : 2400,1200 or 600dpi to 1 dpi setting decrement by one dpi. 7.33. reg : 2eh (write) default : 00h bwhi[7:0] : to set black & white threshold high level. 7.34. reg : 2fh (write) default : 00h bwlow[7:0] : to set black & white threshold low level. buffer full position reg21 reg21 reg22 reg23 reg24 reg24 time speed
revision 1.3 mar.22 2001 -31- GL646USB a,b,c,g : are black pixels d,e,f,h,i : are white pixels 7.35. reg : 30h,31h (write) defalut : 00h,00h strpixel[15:0] : to set the begin pixel position (unit : pixel count). strpixel=(tgw+2*tgshld)+begin pixels number. 7.36. reg : 32h,33h (write) defalut : 00h,00h endpixel[15:0] : to set the end pixel position (unit : pixel count). endpixel=(tgw+2*tgshld)+end pixels number. 7.37. reg : 34h (write) default : 00h dummy[7:0] : to set the ccd dummy & optical black pixels position (unit : pixel count). note : reg30,31,32,33 and 34 setting rule. tgshld(reg1d) rgw(reg17) tgshld(reg1d) ccd tg ccd clock ccd pixel no: n-1 n 0 1 2 3 4 for example begin pixel is 65 ,end pixel is 100 and ccd dummy pixel is 64, then strpixel=(tgw+2*tgshld)+65. endpixel=(tgw+2*tgshld)+100. dummy =(tgw+2*tgshld)+64. 7.38. reg : 35h,36h,37h (write) defalut : 00h,00h,00h maxwd[18:0] : to set maximum word size per line for asic estimation. if usable buffer size < maxwd, then buffer is full. the scanner execute forward and backward moving. 7.39. reg : 38h,39h (write) defalut : 15h,18h lperiod[15:0] : to set line period(or exposure time) for ccd. unit : pixel count bwhi bwlow bandwidth a b c d e f g h i
revision 1.3 mar.22 2001 -32- GL646USB 7.40. reg : 3ah,3bh (write) defalut : 00h,00h fewrdata[9:0] : this port is used to write data to control register of front-end. 7.41. reg : 3ch (write) defalut : 00h ramwrdata[7:0] : this port is used to write data to dram. 7.42. reg : 3dh,3eh,3fh (write) defalut : 00h,00h,00h feedl[17:0] : to set feeding steps number of motor move. 7.43. reg : 41h (read) pwrbit : to indicate power status. bufempty : set: to indicate that the image buffer is empty. : reset: to indicate that the image buffer is not empty. feedfsh : set: to indicate that motor feeding is finished. : reset: to indicate that motor feeding is not finished. scanfsh : : set: to indicate that scan is finished. : reset: to indicate that scan is not finished. homesnr : : set: home sensor is off (is home position). : reset: home sensor is on (is not home position). lampsts : : set: lamp is on. : reset: lamp is off. febusy : set: front end is busy and can not read/write again. : reset: front end is ready and be able to read/write again. motmflg : set: motor is moving. : reset: motor is stop. 7.44. reg : 42h,43h,44h (read) validword[18:0] : to indicate available words to read out in the image buffer of dram. 7.45. reg : 45h (read) ramrddata[7:0] : this port for read dram data. 7.46. reg : 46h,47h (read) ferddata[9:0] : this port for read front end control register. 7.47. reg : 48h,49h,4ah (read) fedcnt[17:0] : to read motor feeding steps number. for example, if you have set moving steps no. and execute moving command. you can read out steps no. moved. 7.48. reg : 4bh,4ch,4dh (read) scancnt[17:0] : to read scanner finished lines number. 7.49. reg : 4eh,4fh (read) lperiodrd[15:0] : to read back reg38,reg39 value. 7.50. reg : 50h (write) default : 00h ferda[5:0] : this port is read address setting for front end control register read. 7.51. reg : 51h (write) default : 00h fewra[5:0] : this port is write address setting for front end control register write.
revision 1.3 mar.22 2001 -33- GL646USB 7.52. reg : 52h,53h (write) defalut : 00h,00h rhi[4:0] : to latch r channel high byte data of afe. rlow[4:0] : to latch r channel low byte data of afe. 7.53. reg : 54h,55h (write) defalut : 00h,00h ghi[4:0] : to latch g channel high byte data of afe. glow[4:0] : to latch g channel low byte data of afe. 7.54. reg : 56h,57h (write) defalut : 00h,00h bhi[4:0] : to latch b channel high byte data of afe. blow[4:0] : to latch b channel low byte data of afe. (1). color or fine gray : 24 clocks/pixel 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 rhi = 01h rlow = 05h ghi = 09h glow = 0dh bhi = 11h blow = 15h (2).fast gray or b&w : 9 clocks/pixel 0 1 2 3 4 5 6 7 8 0 1 2 3 4 5 6 7 8 0 1 2 3 4 5 rhi = 02h rlow = 06h 7.55. reg : 58h (write) defalut : 00h b7~3:vsmp[4:0] : to set the rising edge position of image sampling for afe. b2~0:vsmpw[2:0] : to set the pulse width of image sampling. (1). color or fine gray : 24 clocks/pixel 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 + 20 21 22 23 0 1 2 3 4 afe vsmp reg58=b3h : vsmp[4:0]=16h vsmpw=3h (2).fast gray or b&w : 15 clocks/pixel r [ 15:8 ] r [ 7:0 ] g [ 15:8 ] g [ 7:0 ] b [ 15:8 ] b [ 7:0 ] r [ 15:8 ] r [ 7:0 ] r [ 15:8 ] r [ 7:0 ] r [ 15:8 ]
revision 1.3 mar.22 2001 -34- GL646USB 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 0 1 2 3 4 5 6 7 8 afe vsmp reg58=34h : vsmp[4:0]=06h vsmpw=4h 7.56. reg : 59h (write) defalut : 00h b7~3:bsmp[4:0] : to set the rising edge position of dark voltage sampling for afe. b2~0:bsmpw[2:0] : to set the pulse width of image sampling. 7.57. reg : 5ah (write) defalut : c0h b7 :wmsel : set: to select wolfson working type. : reset: to select analog device working type. b6 : rlcsel : set: select reset level clamp on a pixel-by-oixel basis. : reset: don?t select. b5~4:cdsref[1:0] : to set the frontend cdsref for line rate scanning type. b3~0:rlc[3:0] : to set the frontend rlc for line rate scanning type. 7.58. reg : 5bh,5ch,5dh,5eh (write) defalut : 00h,00h,00h,00h ckfh[4:0] : first point of rising edge. ckfl[4:0] : first point of falling edge. cksh[4:0] : second point of rising edge. cksl[4:0] : second point of falling edge. (1). color or fine gray : 24 clocks/pixel 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 ckfh = 02h ckfl = 0ah cksh = 10h cksl = 14h (2).fast gray or b&w : 15 clocks/pixel 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 0 1 2 3 4 5 6 7 8 ckfh = 02h ckfl = 08h cksh = 0ch cksl = 00h
revision 1.3 mar.22 2001 -35- GL646USB 7.59. reg : 60h,61h (write) defalut : 00h,00h z1mod[15:0]: to set the slope curve of acceleration/deceleration table mode value under buffer full moving. 7.60. reg : 62h,63h (write) defalut : 00h,00h z2mod[15:0]: to set the slope curve of acceleration/deceleration mode value under first time moving to scanning . (1). two table moving : speed scanning position buffer full position b d a c time (2). one table moving : speed scanning position buffer full position b d a c time (a+b) mode lperiod = z2mod (c+d) mode lperiod = z1mod 7.61. reg : 64h (write) defalut : 00h phfreq[7:0]: to set pwm frequency for motor phase of uni-polar. frequency : (24mhz)/[(phfreq+1)*4 7.62. reg :65h (write) defalut : 3fh mtrpwm[5:0]: to set pwm duty cycle for table one motor phase of uni-polar. mtrpwm = 0 1/64 duty = 1 2/64 duty = 2 3/64 duty ?? = 63 64/64 duty
revision 1.3 mar.22 2001 -36- GL646USB note: if phfreq < 0fh,then pwm setting must < (phfreq+1)*4 7.63. reg :66h,67h (write) defalut : 00h,00h gpo[12:7] : gpo12~7 outputs ports gpo[6:1] : gpo6~1 outputs ports 7.64. reg :68h,69h (write) defalut : 00h,00h gpoe[12:7] : gpo12~7 ports output enable set. gpoe[6:1] : gpo6~1 ports output enable set. set ?1? : output. reset ?0? : input. gpom12~11 : to select gpio12~11 as bi-polar motor driver v-ref input voltage in order to control drive current. 7.65. reg :6ah (write) defalut : 00h fstpsel[1:0] : for table two fast moving step type selection. (1).bi-polar : a.00: full step. b.01: half step. c.10: quarter step. d.11: reserved. (2).uni-polar : a.00: two-phase-on full step. b.01: half step. c.10: reserved. d.11: single-phase-on full step. fastpwm[5:0] : to set pwm duty cycle for table two motor phase of uni-polar. fastpwm =0 1/64 duty =1 2/64 duty =2 3/64 duty ?? =63 64/64 duty note: if phfreq < 0fh,then pwm setting must < (phfreq+1)*4 7.66. reg :6bh (write) defalut : 00h fmovno[7:0]: set fast moving slop steps(table two slope).
revision 1.3 mar.22 2001 -37- GL646USB (1). two table moving : speed scanning position scan finished reg3d,3e,3f reg6b reg1f reg25,26,27 reg21 reg21 reg6d[7:5] reg6d[4:0] reg6b time go home (2). one table moving : speed scanning position scan finished reg3d,3e,3f reg25,26,27 reg21 reg21 time reg6d[7:5] reg6b go home 7.67. reg :6ch (write) defalut : 00h b7~6:tgtime[1:0] : set period times for linprdwr,expr,expg & expb 00:one time period. 01:two times period. 10:four times period. 11:eight times period. b5~3:z1mod[18:16] : set z1mod bit 16,17 & 18. b2~0:z2mod[18:16] : set z2mod bit 16,17 & 18. 7.68. reg :6dh (write) defalut : 60h b7~5:decsel[2:0] :select deceleration steps whenever go home. 000:1 steps deceleration 001:2 steps deceleration 010:4 steps deceleration 011:8 steps deceleration 100:16 steps deceleration 101:32 steps deceleration 110:64 steps deceleration
revision 1.3 mar.22 2001 -38- GL646USB 111:128 steps deceleration b4~0:stoptim[4:0]:select acceleration/deceleration stop time. the unit is lperiod. 7.69. reg :70h (write) gpi[12:7] : gpio12~7 input ports. 7.70. reg :71h (write) gpi[6:1] :gpio6~1 input status. 7.71. shading mapping(chunky) attribute resolution a[18:0] 600dpi (rgb chunky) 00000h~07 fffh size : 32k 1200dpi (rgb chunky) 00000h~0 ffffh size : 64k shading mapping 2400dpi (rgb chunky) 00000h~1f7ffh size : 126k 7.72. shading mapping(planer) 7.73. gamma mapping attribute color a[18:0] red 09000h~09 fffh size : 4k attribute resolution a[18:0] r line 00000h~029ffh g line 02a00h~053ffh 600dpi (rgb planer) b line 05400h~07dffh r line 00000h~054ffh g line 05500h~0a9ffh 1200dpi (rgb planer) b line 0aa00h~0feffh r line 00000h~0a7ffh g line 0a800h~14 fffh shading mapping 2400dpi (rgb planer) b line 15000h~1f7ffh
revision 1.3 mar.22 2001 -39- GL646USB green 0a000h~0a fffh size : 4k 12 bits gamma blue 0b000h~0b fffh size : 4k red 09000h~0c fffh size : 16k green 0d000h~10 fffh size : 16k 600dpi 14 bits gamma blue 11000h~14 fffh size : 16k red 11000h~11 fffh size : 4k green 12000h~12 fffh size : 4k 12 bits gamma blue 13000h~13 fffh size : 4k red 11000h~14 fffh size : 16k green 15000h~18 fffh size : 16k 1200dpi 14 bits gamma blue 19000h~1c fffh size : 16k red 20000h~20 fffh size : 4k green 21000h~21 fffh size : 4k 12 bits gamma blue 22000h~22 fffh size : 4k red 20000h~23 fffh size : 16k green 24000h~27 fffh size : 16k 2400dpi 14 bits gamma blue 28000h~2b fffh size : 16k 7.74. image buffer mapping : dram resolution a[18:0]
revision 1.3 mar.22 2001 -40- GL646USB 7.75. slope curve table mapping : attribute resolution a[18:0] 600dpi table i (dpihw=00) 08000 ~ 080ff (for scan) 600dpi table ii (dpihw=00) 08100 ~ 081ff (for fast feed) 1200dpi table i (dpihw=01) 10000 ~ 100ff (for scan) 1200dpi table ii (dpidw=01) 10100 ~ 101ff (for fast feed) slope curve table 2400dpi table i (dpihw=10) 1f800 ~ 1f8ff (for scan) 12 bits gamma 0c000h~3 ffffh 600dpi 14 bits gamma 15000h~3 ffffh 12 bits gamma 14000h~3 ffffh 1200dpi 14 bits gamma 1d000h~3 ffffh 12 bits gamma 23000h~3 ffffh 4m bits x 1 2400dpi 14 bits gamma 2c000h~3 ffffh 12 bits gamma 0c000h~7 ffffh 600dpi 14 bits gamma 15000h~7 ffffh 12 bits gamma 14000h~7 ffffh 1200dpi 14 bits gamma 1d000h~7 ffffh 12 bits gamma 23000h~7 ffffh 4m bits x 2 2400dpi 14 bits gamma 2c000h~7 ffffh
revision 1.3 mar.22 2001 -41- GL646USB 2400dpi table ii (dpidw=10) 1f900 ~ 1f9ff (for fast feed)
revision 1.3 mar.22 2001 -42- GL646USB 7.76. package ? 128qfp : symbols min(mm) nom(mm) max(mm) a1 0.25 0.35 0.45 a2 2.57 2.72 2.87 b 0.10 0.20 0.30 c 0.10 0.15 0.20 d 13.90 14.00 14.10 e 19.90 20.00 20.10 e - 0.50 - hd 17.00 17.20 17.40 he 23.00 23.20 23.40 l 0.65 0.80 0.95 l1 - 1.60 - y - - 0.08 0 - 12 e b 0.08(0.003) m e he d hd l 1 a2 a 1 y h d


▲Up To Search▲   

 
Price & Availability of GL646USB

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X